

FIG._1A





FIG._1B

-

2/22








FIG._3A



<u>_</u>






FIG._6







FIG._7














FIG._11




丄









4










FIG._17A

4





FIG._17B






FIG._18




FIG._19




FIG._20A





FIG._20B






FIG._21D

17/22






FIG._21B



4



READ/PROGRAM DATA PATHS FOR n CELLS IN PARALLEL

FIG._22




FIG._23




FIG._24




FIG._25

| | SELECTED CONTROL GATE V _{CG} | DRAIN V _D | 50urce V5 | ERASE GATE V _{EG} |
|--------------------------|--|--------------------------------------|-----------------|-------------------------------|
| READ | VPG | V _{REF} | V ₅₅ | ٧ _E |
| PROGRAM | VPG | V _{PP} | V ₅₅ | V _E |
| PROGRAM VERIFY | VPG | V _{REF} | V55 | V _E |
| ERASE ERASE VERIFY | VPG VPG | V _{REF} V _{REF} | V55 Y55 | V _E |

TABLE 1

FIG._26

| (TYPICAL) VALUE5) | READ | PROGRAM | PROGRAM VERIFY | ERA5E | ERASE VERIFY |
|----------------------------|------------------|---------|---------------------|-------|---------------------|
| VPG | ۷ور | 12V | V _{CC} +&V | Vcc | V _{CC} -SV |
| Vcc | 54 | 57 | 5V | 5V | <i>5</i> ∨ |
| VPD | V55 | 87 | 8V | V55 | V55 |
| V _E | V55 | V55 | 455 | 20V | V55 |
| UNSELECTED CONTROL GATE | V55 | V55 | V55 | V55 | V55 |
| UNSELECTED BIT LINE | V _{REF} | VREF | VREF | VREF | V _{REF} |

V₅₅=0V, V_{REF}=1.5V, SV=0.5V-1V

TABLE 2

FIG._27